Efficient data access management for FPGA-Based image processing SoCs - CNRS - Centre national de la recherche scientifique Accéder directement au contenu
Communication Dans Un Congrès Année : 2009

Efficient data access management for FPGA-Based image processing SoCs

Résumé

In this paper, we propose a low-cost n-dimensional cache (nD-Cache) architecture for FPGA-Based image and signal processing Systems On Chip (SoCs). The architecture allows efficient access to structured data as in 2D or 3D images. We developed a theoretical model for our architecture. It gives a methodology to define cache's practical implementation based on the application and system parameters. Complexity and performance measurements for selected image processing algorithms like jumping snake and 2D Back-Projection are done and compared to classical solutions like associative caches. The architecture is shown to be efficient for tracking algorithm applications by exploiting spacial and temporal locality. Numerical results indicate that 50% improvement in run-time performance can be achieved.
Fichier principal
Vignette du fichier
Efficient_data_access_management_for_FPGA-Based_image_processing_SoCs.PDF (163.92 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00368532 , version 1 (16-03-2009)
hal-00368532 , version 2 (09-04-2009)

Identifiants

  • HAL Id : hal-00368532 , version 2

Citer

Zahir Larabi, Yves Mathieu, Stéphane Mancini. Efficient data access management for FPGA-Based image processing SoCs. 20th IEEE/IFIP International Symposium on Rapid System Prototyping (RSP\'2009), Jun 2009, Paris, France. pp.159-165. ⟨hal-00368532v2⟩
300 Consultations
330 Téléchargements

Partager

Gmail Facebook X LinkedIn More