Identification of IP control units by state encoding and side channel verification - CNRS - Centre national de la recherche scientifique Accéder directement au contenu
Article Dans Une Revue Microprocessors and Microsystems: Embedded Hardware Design Année : 2016

Identification of IP control units by state encoding and side channel verification

Résumé

Synchronous finite state machines (FSMs) are the backbone of an embedded controller design. We propose a non-destructive watermark embedding algorithm and a contactless verification method for protecting the design intellectual property (IP) of an embedded controller modeled as a synchronous FSM. The proposed embedding algorithm does not require adding redundant data such as non-functional states or state transitions. The verification scheme does not require accessing internal states, either. The central ideas are based on embedding and verifying an IP designer's watermark at a FSM-level, as opposed to a state level. The embedding algorithm is polynomial in time and developed by a hierarchical state-encoding scheme, while the verification is performed using side channel analysis. For a set of FSMs, both the feasibility and effectiveness of the proposed FSM-level watermarking approach are demonstrated.
Fichier non déposé

Dates et versions

hal-01382714 , version 1 (17-10-2016)

Identifiants

Citer

Edward Jung, Lilian Bossuet, Seonho Choi, Cedric Marchand. Identification of IP control units by state encoding and side channel verification. Microprocessors and Microsystems: Embedded Hardware Design , 2016, 47 (Part A), pp.11-22. ⟨10.1016/j.micpro.2016.02.019⟩. ⟨hal-01382714⟩
51 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More