Modeling boron dose loss in sidewall spacer stacks of complementary metal oxide semiconductor transistors - CNRS - Centre national de la recherche scientifique Accéder directement au contenu
Article Dans Une Revue Solid-State Electronics Année : 2016

Modeling boron dose loss in sidewall spacer stacks of complementary metal oxide semiconductor transistors

Résumé

The presence of capping materials during annealing (activation for example) can substantially impact the silicon junction profiles of Complementary Metal Oxide Semiconductor Field Effect Transistors (CMOSFET), depending on the nature of these layers. In this paper we specifically investigated the boron out-diffusion from a silicon junction into the silicon oxide in presence of a silicon oxide/silicon nitride capping bi-layer similar to the stacks used to form sidewall spacers. After 120 s anneal we observed with secondary ion mass spectrometry (SIMS) substantial boron dose loss in silicon and segregation at the silicon oxide interface related to oxide and nitride material properties, in particular to the hydrogen concentration. We then modeled the boron profiles in both silicon and oxide as a function of the hydrogen static and dynamic in the materials. The exponential-like boron diffusion profiles observed in oxide are reproduced by introducing a long hop mechanism mediated with hydrogen-related defects (HRDs). (C) 2016 Elsevier Ltd. All rights reserved.
Fichier non déposé

Dates et versions

hal-01435138 , version 1 (13-01-2017)

Identifiants

Citer

Zahi Essa, B. Pelletier, P. Morin, P. Boulenc, A. Pakfar, et al.. Modeling boron dose loss in sidewall spacer stacks of complementary metal oxide semiconductor transistors. Solid-State Electronics, 2016, 126, pp.163-169. ⟨10.1016/j.sse.2016.08.002⟩. ⟨hal-01435138⟩
247 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More