A System-Level FPGA-Based Hardware-in-the-Loop Test of High-Speed Train - CNRS - Centre national de la recherche scientifique Accéder directement au contenu
Article Dans Une Revue IEEE Transactions on Transportation Electrification Année : 2018

A System-Level FPGA-Based Hardware-in-the-Loop Test of High-Speed Train

Résumé

Hardware-in-the-loop (HIL) test provides a time saving and safe environment for testing high-power electronic systems. But the main difficulty for the HIL test of power electronic system lies on the modeling of the complex and highpower system. This paper proposes a modeling method of the electrical system of high-speed train. With this method, the HIL test platform using field-programmable gate array boards is built. Besides, in order to meet the computing power requirement of the system modeling, we simulate the whole system using two dSPACE simulators and inside each dSPACE simulator, a multiprocessor system is achieved through Gigalink connection. The whole HIL system can be used to evaluate both the hardware and software performance of traction control unit and auxiliary control unit. The HIL results under steady state and transient conditions demonstrate modeling accuracy and provide a detailed insight into its development.
Fichier non déposé

Dates et versions

hal-02004131 , version 1 (01-02-2019)

Identifiants

Citer

Chen Liu, Xizheng Guo, Rui Ma, Zhongliang Li, Franck Gechter, et al.. A System-Level FPGA-Based Hardware-in-the-Loop Test of High-Speed Train. IEEE Transactions on Transportation Electrification, 2018, 4 (4), pp.912-921. ⟨10.1109/TTE.2018.2866696⟩. ⟨hal-02004131⟩
165 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More