Extraction of small signal equivalent circuit for de-embedding of 3D vertical nanowire transistor - CNRS - Centre national de la recherche scientifique Accéder directement au contenu
Communication Dans Un Congrès Année : 2022

Extraction of small signal equivalent circuit for de-embedding of 3D vertical nanowire transistor

Résumé

In this paper, we present an improved methodology to extract the small signal electrical equivalent circuit of the parasitic elements using RF test-structures for a 3D vertical nanowire transistor technology. The methodology is based on the extraction of parasitic elements from a virtual open structure constructed using electromagnatic simulation and calibrated against on-wafer S-parameter measurements up to 40 GHz. The electrical equivalent circuit of the passive device was then used for deembedding of the transistor S-parameters for extraction of intrinsic small signal parameters such as the gate capacitances.
Fichier principal
Vignette du fichier
EUROSOI_ULIS_BNW06.pdf (142.35 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03864048 , version 1 (21-11-2022)

Identifiants

  • HAL Id : hal-03864048 , version 1

Citer

Bruno Neckel Wesling, Marina Deng, Mukherjee Chhandak, Abhishek Kumar, Guilhem Larrieu, et al.. Extraction of small signal equivalent circuit for de-embedding of 3D vertical nanowire transistor. 8th Joint International EuroSOI Workshop and International Conference on Ultimate Integration on Silicon (EuroSOI-ULIS 2022), May 2022, Udine, Italy. à paraître. ⟨hal-03864048⟩
28 Consultations
81 Téléchargements

Partager

Gmail Facebook X LinkedIn More