Search - Archive ouverte HAL Access content directly

Filter your results

7 Results
authFullName_s : Jens Trommer
Image document

Extraction of small signal equivalent circuit for de-embedding of 3D vertical nanowire transistor

Bruno Neckel Wesling , Marina Deng , Mukherjee Chhandak , Abhishek Kumar , Guilhem Larrieu et al.
8th Joint International EuroSOI Workshop and International Conference on Ultimate Integration on Silicon (EuroSOI-ULIS 2022), May 2022, Udine, Italy. à paraître
Conference papers hal-03864048v1

Why neuromorphic computing need novel 3D technologies? A view from FVLLMONTI European project consortium (Invited)

Cristell Maneux , Mukherjee Chhandak , Marina Deng , Maeva Dubourg , Lucas Réveil et al.
High Performance Embedded Architecture and Compilation, Computing Systems Week, (HiPEAC CSW) Autumn 2021, Oct 2021, Lyon, France
Conference papers hal-03408071v1
Image document

Extraction of small-signal equivalent circuit for de-embedding of 3D vertical nanowire transistor

Bruno Neckel Wesling , Marina Deng , Mukherjee Chhandak , Magali de Matos , Abhishek Kumar et al.
Solid-State Electronics, 2022, 194, pp.108359. ⟨10.1016/j.sse.2022.108359⟩
Journal articles hal-03657781v1
Image document

Analysis of Energy-Delay-Product of a 3D Vertical Nanowire FET Technology

Ian O'Connor , Arnaud Poittevin , Sébastien Le Beux , Alberto Bosio , Zlatan Stanojevic et al.
EuroSOI-ULIS, Sep 2021, Caen, France. ⟨10.1109/EuroSOI-ULIS53016.2021.9560180⟩
Conference papers hal-03407210v1

How novel technologies can boost neuromorphic computing? A view from European project consortia (Invited)

Cristell Maneux , David Atienza , Alexandre Levisse , Giovanni Ansaloni , Oskar Baumgartner et al.
Workshop NEUROTECH, 2021
Other publications hal-03408059v1
Image document

Analysis of Energy-Delay-Product for a 3D Vertical Nanowire FET Technology for Logic Applications

Ian O'Connor , Zlatan Stanojevic , Oskar Baumgartner , Chhandak Mukherjee , Guilhem Larrieu et al.
2020
Preprints, Working Papers, ... hal-02732902v1
Image document

Modelling of vertical and ferroelectric junctionless technology for efficient 3D neural network compute cube dedicated to embedded artificial intelligence (Invited)

Cristell Maneux , Mukherjee Chhandak , Marina Deng , Maeva Dubourg , Lucas Réveil et al.
67th Annual IEEE International Electron Devices Meeting (IEDM 2021), Dec 2021, San Fransisco, United States. ⟨10.1109/IEDM19574.2021.9720572⟩
Conference papers hal-03408078v1