Search - Archive ouverte HAL Access content directly

Filter your results

28 Results
authIdHal_s : cedric-marchand

System architectures and new computing paradigms

Cédric Marchand
journée thématique In-Memory-Computing: from Device to Programming Model, Feb 2021, Paris, France
Conference papers hal-03142107v1
Image document

3D logic cells design and results based on Vertical NWFET technology including tied compact model

Mukherjee Chhandak , Marina Deng , François Marc , Cristell Maneux , Arnaud Poittevin et al.
28th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC) 2020, Oct 2020, Salt Lake City (virtual), United States. ⟨10.1109/VLSI-SOC46417.2020.9344094⟩
Conference papers hal-03166674v1
Image document

Emerging Technologies: Challenges and Opportunities for Logic Synthesis

Alberto Bosio , Mayeul Cantan , Cédric Marchand , Ian O'Connor , Petr Fiser et al.
2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Apr 2021, Vienna (virtual), Austria. pp.93-98, ⟨10.1109/DDECS52668.2021.9417062⟩
Conference papers hal-03266914v1
Image document

Evariste III: A new multi-FPGA system for fair benchmarking of hardware dependent cryptographic primitives

Nathalie Bochard , Cédric Marchand , Oto Peťura , Lilian Bossuet , Viktor Fischer et al.
Workshop on Cryptographic Hardware and Embedded Systems, CHES 2015, Sep 2015, st-malo, France. 2015
Conference poster ujm-01219840v1

Design and Characterization of the TERO-PUF on SRAM FPGAs

Cedric Marchand , Lilian Bossuet , Abdelkarim Cherkaoui
IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Jul 2016, Pittsburgh, United States. pp.134-139, ⟨10.1109/ISVLSI.2016.18⟩
Conference papers hal-01382948v1
Image document

A FeFET-Based Hybrid Memory Accessible by Content and by Address

Cedric Marchand , Ian O'Connor , Mayeul Cantan , Evelyn Breyer , Stefan Slesazeck et al.
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 2022, 8 (1), pp.19-26. ⟨10.1109/JXCDC.2022.3168057⟩
Journal articles hal-03727669v1

Design, Evaluation and Optimization of Physical Unclonable Functions based on Transient Effect Ring Oscillators

A. Cherkaoui , Lilian Bossuet , Cedric Marchand
IEEE Transactions on Information Forensics and Security, 2016, ⟨10.1109/TIFS.2016.2524666⟩
Journal articles hal-01279172v1

Enhanced TERO-PUF Implementations and Characterization on FPGAs

Cedric Marchand , Lilian Bossuet , Abdelkarim Cherkaoui
the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, ACM, Feb 2016, Monterey, United States. ⟨10.1145/2847263.2847298⟩
Conference papers hal-01285993v1

Why neuromorphic computing need novel 3D technologies? A view from FVLLMONTI European project consortium (Invited)

Cristell Maneux , Mukherjee Chhandak , Marina Deng , Maeva Dubourg , Lucas Réveil et al.
High Performance Embedded Architecture and Compilation, Computing Systems Week, (HiPEAC CSW) Autumn 2021, Oct 2021, Lyon, France
Conference papers hal-03408071v1
Image document

Prospects for energy-efficient edge computing with integrated HfO 2-based ferroelectric devices

Ian O'Connor , Mayeul Cantan , Cedric Marchand , Bertrand Vilquin , Bastien Giraud et al.
IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC), Oct 2018, Verona, Italy. ⟨10.1109/VLSI-SoC.2018.8644809⟩
Conference papers hal-01916992v1
Image document

A Logic Cell Design and routing Methodology Specific to VNWFET

Arnaud Poittevin , Ian O'Connor , Cédric Marchand , Alberto Bosio , Cristell Maneux et al.
2022 20th IEEE Interregional NEWCAS Conference (NEWCAS), Jun 2022, Quebec City, Canada. pp.460-464, ⟨10.1109/NEWCAS52662.2022.9842100⟩
Conference papers hal-03864493v1

3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model

Arnaud Poittevin , Chhandak Mukherjee , Ian O'Connor , Cristell Maneux , Guilhem Larrieu et al.
VLSI-SoC: Design Trends, 621, Springer International Publishing, pp.301-321, 2021, IFIP Advances in Information and Communication Technology, ⟨10.1007/978-3-030-81641-4_14⟩
Book sections hal-03371673v1

Granularity Exploration for Logic in Memory

Ian O'Connor , Mayeul Cantan , Luca Mozzone , Cédric Marchand , Alberto Bosio et al.
Other publications hal-02732764v1
Image document

FeFET based Logic-in-Memory: an overview

Cédric Marchand , Ian O'Connor , Mayeul Cantan , Evelyn T Breyer , Stefan Slesazeck et al.
2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Jun 2021, Montpellier, France. pp.1-6, ⟨10.1109/DTIS53253.2021.9505078⟩
Conference papers hal-03323883v1
Image document

Study of a Battery-less Near Field Communicating Sensor Network with ContactLess Simulator

David Navarro , Cedric Marchand , Laurent Carrel
International Journal On Advances in Telecommunications, 2018
Journal articles hal-01971689v1

Verification of IP Watermark using Correlation Analysis

Cédric Marchand , Lilian Bossuet , Edward Jung
International Workshops on Cryptographic Architectures Embedded in Reconfigurable Devices (Cryptarchi 2014), Jun 2014, Annecy, France. pp.13
Conference papers ujm-01011317v1
Image document

On the Security Evaluation of the ARM TrustZone Extension in a Heterogeneous SoC

El Mehdi Benhani , Cédric Marchand , Alain Aubert , Lilian Bossuet
Conference papers ujm-01589573v1

Identification of Embedded Control Units by State Encoding and Power Consumption Analysis

Edward Jung , Cedric Marchand , Lilian Bossuet
ACM/SIGAPP Symposium On Applied Computing, Apr 2015, Salamanca, Spain. ⟨10.1145/2695664.2695963⟩
Conference papers hal-01170956v1
Image document

Implementation and characterization of a physical unclonable function for IoT: a case study with the TERO-PUF

Cédric Marchand , Lilian Bossuet , Ugo Mureddu , Nathalie Bochard , Abdelkarim Cherkaoui et al.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37 (1), pp.97-109. ⟨10.1109/TCAD.2017.2702607⟩
Journal articles ujm-01575675v1

Enhanced TERO-PUF design and characterization with FPGA

Cedric Marchand , A. Cherkaoui , Lilian Bossuet
Workshop on Trustworthy Manufacturing and Utilization of Secure Devices, TRUDEVICE 2015 (Workshop of Date 2015), Mar 2015, Grenoble, France
Conference papers hal-01382969v1
Image document

IP Watermark Verification Based on Power Consumption Analysis

Cédric Marchand , Lilian Bossuet , Edward Jung
27th IEEE International Systems-on-Chip Conference, SOCC 2014, Sep 2014, Las Vegas, United States. pp.330-335
Conference papers ujm-01063085v1

Correlation Analysis of the Power Consumption applied to IP watermark verification.

Cédric Marchand , Lilian Bossuet
Colloque national du GDR SOC-SIP, Jun 2014, Paris, France
Conference papers ujm-01015290v1

Identification of IP control units by state encoding and side channel verification

Edward Jung , Lilian Bossuet , Seonho Choi , Cedric Marchand
Microprocessors and Microsystems: Embedded Hardware Design , 2016, 47 (Part A), pp.11-22. ⟨10.1016/j.micpro.2016.02.019⟩
Journal articles hal-01382714v1
Image document

Processeur sécurisé et reconfigurable utilisant des technologies émergentes

Cédric Marchand
Workshop interdisciplinaire sur la sécurité globale (WISG), Jan 2022, Bordeaux, France
Conference poster hal-03549070v1

Ultra-Lightweight Implementation in Area of Block Ciphers

Cedric Marchand , Lilian Bossuet , Kris Gaj
Lilian Bossuet; Lionel Torres. Foundations of Hardware IP Protection, Springer International Publishing, pp.117-203, 2017, 978-3-319-50378-3. ⟨10.1007/978-3-319-50380-6_9⟩
Book sections hal-01450637v1

Area-oriented comparison of lightweight block ciphers implemented in hardware for the activation mechanism in the anti-counterfeiting schemes

Cedric Marchand , Lilian Bossuet , Kris Gaj
International Journal of Circuit Theory and Applications, 2017, 45 (2), pp.274-291. ⟨10.1002/cta.2288⟩
Journal articles hal-01450389v1

Side Channel Analysis, an Efficient Ally for IP Protection

Cedric Marchand , Lilian Bossuet
Lilian Bossuet; Lionel Torres. Foundations of Hardware IP Protection, Springer International Publishing, pp.85-104, 2017, 978-3-319-50378-3. ⟨10.1007/978-3-319-50380-6_5⟩
Book sections hal-01450628v1
Image document

Modelling of vertical and ferroelectric junctionless technology for efficient 3D neural network compute cube dedicated to embedded artificial intelligence (Invited)

Cristell Maneux , Mukherjee Chhandak , Marina Deng , Maeva Dubourg , Lucas Réveil et al.
67th Annual IEEE International Electron Devices Meeting (IEDM 2021), Dec 2021, San Fransisco, United States. ⟨10.1109/IEDM19574.2021.9720572⟩
Conference papers hal-03408078v1