0.4-µm InP/InGaAs DHBT with a 380-GHz fT > 600-GHz fMAX and BVCE0 > 4.5 V
Nil Davy
,
Virginie Nodjiadjim
,
Muriel Riet
,
Colin Mismer
,
Marina Deng
et al.
Conference papers
hal-03407761v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Qualitative Assessment of Epitaxial Graphene FETs on SiC Substrates via Pulsed Measurements and Temperature Variation
Mukherjee Chhandak
,
Sebastien Fregonese
,
Thomas Zimmer
,
H. Happy
,
David Mele
et al.
Conference papers
hal-01090864v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Circuit Design Flow dedicated to 3D vertical nanowire FET
Cristell Maneux
,
Mukherjee Chhandak
,
Marina Deng
,
Bruno Neckel Wesling
,
Lucas Réveil
et al.
Conference papers
hal-03765071v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Why neuromorphic computing need novel 3D technologies? A view from FVLLMONTI European project consortium (Invited)
Cristell Maneux
,
Mukherjee Chhandak
,
Marina Deng
,
Maeva Dubourg
,
Lucas Réveil
et al.
High Performance Embedded Architecture and Compilation, Computing Systems Week, (HiPEAC CSW) Autumn 2021 , Oct 2021, Lyon, France
Conference papers
hal-03408071v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Analysis of an Inverter Logic Cell based on 3D Vertical NanoWire Junction-Less Transistors
Lucas Réveil
,
Mukherjee Chhandak
,
Cristell Maneux
,
Marina Deng
,
François Marc
et al.
Conference papers
hal-03765079v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
3D logic cells design and results based on Vertical NWFET technology including tied compact model
Mukherjee Chhandak
,
Marina Deng
,
François Marc
,
Cristell Maneux
,
Arnaud Poittevin
et al.
Conference papers
hal-03166674v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
First Uni-Traveling Carrier Photodiode Compact Model Enabling Future Terahertz Communication System Design
C Mukherjee
,
Patrick Mounaix
,
C. Maneux
,
M. Natrella
,
J Seddon
et al.
ESSDERC 2019 , Sep 2019, Cracow, Poland
Conference papers
hal-02379096v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Characterization and modeling of low-frequency noise in CVD-grown graphene FETs
Chhandak Mukherjee
,
Jorgue-Daniel Aguirre-Morales
,
Sebastien Fregonese
,
Thomas Zimmer
,
Cristell Maneux
et al.
proceeding of the Solid State Device Research Conference (ESSDERC), 2015 45th European , Sep 2015, Gratz, Austria
Conference papers
hal-01235951v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Multiscale Compact Modelling of UTC-Photodiodes Enabling Monolithic Terahertz Communication Systems Design
Cristell Maneux
,
Patrick Mounaix
,
Colombo Bolognesi
,
Olivier Ostinelli
,
Rimjhim Chaudhary
et al.
Journal articles
hal-03657756v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
THz electronics and Photonics compact modelling on InP Substrate (Invited)
Cristell Maneux
,
Mukherjee Chhandak
,
Marina Deng
Annual mini-colloquium of National Polytechnic Institute (IPN) , Nov 2021, Mexico City, Mexico
Conference papers
hal-03408075v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Electro-thermal limitations and device degradation of SiGe HBTs with emphasis on circuit performance (Invited)
Sebastien Fregonese
,
Mukherjee Chhandak
,
Holger Rucker
,
Pascal Chevalier
,
Gerhard Fischer
et al.
Conference papers
hal-03408053v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Hot-Carrier Degradation in SiGe HBTs: A Physical and Versatile Aging Compact Model
Chhandak Mukherjee
,
Thomas Jacquet
,
Gerhard Fischer
,
Thomas Zimmer
,
Cristell Maneux
et al.
Journal articles
hal-01695254v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Compact Modeling and Parameter Extraction Strategies for InP Double Heterojunciton Bipolar Transistors
Mukherjee Chhandak
,
Marina Deng
,
Cristell Maneux
,
Colombo Bolognesi
,
Virginie Nodjiadjim
et al.
Workshop 51th European Solid-State Device Research Conference, ESSDERC , 2021, Grenoble (virtuel), France
Conference papers
hal-03408048v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
InP DHBT test structure optimization towards 110 GHz characterization
Nil Davy
,
Marina Deng
,
Virginie Nodjiadjim
,
Mukherjee Chhandak
,
Muriel Riet
et al.
IEEE 52nd European Solid-State Device Research Conference , Sep 2022, Milan, Italy
Conference papers
hal-03846891v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Physics-based electrical compact model for monolayer Graphene FETs
Jorge Daniel Aguirre-Morales
,
Sebastien Fregonese
,
Chhandak Mukherjee
,
Cristell Maneux
,
Thomas Zimmer
et al.
Conference papers
hal-01399868v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
A Multiscale TCAD Approach for the Simulation of InP DHBTs and the Extraction of Their Transit Times
Xin Wen
,
Chhandak Mukherjee
,
Christian Raya
,
Bertrand Ardouin
,
Marina Deng
et al.
Journal articles
hal-02379133v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Extraction of small signal equivalent circuit for de-embedding of 3D vertical nanowire transistor
Bruno Neckel Wesling
,
Marina Deng
,
Mukherjee Chhandak
,
Abhishek Kumar
,
Guilhem Larrieu
et al.
8th Joint International EuroSOI Workshop and International Conference on Ultimate Integration on Silicon (EuroSOI-ULIS 2022) , May 2022, Udine, Italy. à paraître
Conference papers
hal-03864048v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Design of On-Wafer TRL Calibration Kit for InP Technologies Characterization up to 500 GHz
Marina Deng
,
Chhandak Mukherjee
,
Chandan Yadav
,
Sebastien Fregonese
,
Thomas Zimmer
et al.
Journal articles
hal-03088017v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
An Accurate Physics-Based Compact Model for Dual-Gate Bilayer Graphene FETs
Jorge-Daniel Aguirre-Morales
,
Sebastien Fregonese
,
Chhandak Mukherjee
,
Cristell Maneux
,
Thomas Zimmer
et al.
Journal articles
hal-01235964v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Scalable compact modeling of trap generation near the EB spacer oxide interface in SiGe HBTs
Marine Couret
,
Mathieu Jaoul
,
François Marc
,
Chhandak Mukherjee
,
Didier Celi
et al.
Journal articles
hal-02541991v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
A unified aging compact model for hot carrier degradation under mixed-mode and reverse E-B stress in complementary SiGe HBTs
Mukherjee Chhandak
,
G.G. Fischer
,
F Marc
,
Marine Couret
,
Thomas Zimmer
et al.
Journal articles
hal-03014952v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Modèle dans NANOHUB : Physics-Based Compact Model for Dual-Gate Bilayer Graphene FETs 1.0.0
Jorge-Daniel Aguirre-Morales
,
Sebastien Fregonese
,
Chhandak Mukherjee
,
Cristell Maneux
,
Thomas Zimmer
et al.
[University works] NANOHUB. 2016
Reports
hal-01399947v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Modelling and Simulation of Heterojunction Bipolar Transistors for THz Applications Modeling and characterization of HBT in THz range
Thomas Zimmer
,
Marina Deng
,
Mukherjee Chhandak
,
Cristell Maneux
,
Sebastien Fregonese
et al.
XXth International Workshop on Physics of Semiconductor Devices: IWPSD 2019 , Dec 2019, Kolkata, India
Conference papers
hal-02453238v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Scalable Modeling of Thermal Impedance in InP DHBTs Targeting Terahertz Applications
Chhandak Mukherjee
,
Marine Couret
,
Virginie Nodjiadjim
,
Muriel Riet
,
J.-Y. Dupuy
et al.
Journal articles
hal-02372518v2
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
An Access Modelling-based De-embedding Method for High-frequency Characterization of Uni-traveling carrier Photodiodes
Djeber Guendouz
,
Marina Deng
,
Mukherjee Chhandak
,
Christophe Caillaud
,
Patrick Mounaix
et al.
Conference papers
hal-03407781v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Compact Modeling of 3D Vertical Junctionless Gate-allaround Silicon Nanowire Transistors Towards 3D Logic Design
Mukherjee Chhandak
,
Arnaud Poittevin
,
Ian O'Connor
,
Guilhem Larrieu
,
Cristell Maneux
et al.
Journal articles
hal-03429568v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Extraction of small-signal equivalent circuit for de-embedding of 3D vertical nanowire transistor
Bruno Neckel Wesling
,
Marina Deng
,
Mukherjee Chhandak
,
Magali de Matos
,
Abhishek Kumar
et al.
Journal articles
hal-03657781v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
A Logic Cell Design and routing Methodology Specific to VNWFET
Arnaud Poittevin
,
Ian O'Connor
,
Cédric Marchand
,
Alberto Bosio
,
Cristell Maneux
et al.
Conference papers
hal-03864493v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
On-Wafer TRL Calibration Kit Design for InP Technologies Characterization Up To 500 GHz
Marina Deng
,
Mukherjee Chhandak
,
Chandan Yadav
,
Colombo Bolognesi
,
Virginie Nodjiadjim
et al.
Workshop 51th European Solid-State Device Research Conference, ESSDERC, Virtual, 2021 , 2021
Other publications
hal-03407881v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More
Reliability-Aware Circuit Design for High Speed Communication Systems
Mukherjee Chhandak
,
Bertrand Ardouin
,
Jean-Yves Dupuy
,
Virginie Nodjiadjim
,
Muriel Riet
et al.
XIIème Colloque du GdR SOC2 , Jun 2017, Bordeaux, France
Conference papers
hal-02511649v1
Actions
Share
Gmail
Facebook
Twitter
LinkedIn
More