Synthesis of Redundant Combinatorial Logic for Selective Fault Tolerance - CNRS - Centre national de la recherche scientifique Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Synthesis of Redundant Combinatorial Logic for Selective Fault Tolerance

Résumé

With shrinking process technologies, the likelihood of mid-life logic faults is increasing. In this paper, we present an approach for mitigating the effects of faults in combinatorial logic through the selective addition of redundant logic. This approach can be applied to a generic digital circuit, protects against multiple fault models and offers a trade-off between area and fault coverage. The results show that fault coverage can be improved by 4x with an area penalty of 50% and only two additional layers of logic.

Mots clés

Fichier non déposé

Dates et versions

hal-01075864 , version 1 (20-10-2014)

Identifiants

Citer

A. Evans, Hao Xie, Lin Chen. Synthesis of Redundant Combinatorial Logic for Selective Fault Tolerance. The 19th IEEE Pacific Rim International Symposium on Dependable Computing (PRDC'13), Dec 2013, Vancouver, Canada. pp.128 - 129, ⟨10.1109/PRDC.2013.26⟩. ⟨hal-01075864⟩
86 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More